# Lightweight Cryptographic S-Boxes Based on Efficient Hardware Structures for Block Ciphers 

Bahram Rashidi ${ }^{1, *}$<br>${ }^{1}$ Ayatollah Boroujerdi University, Department of Electrical Engineering, Ayatollah Boroujerdi University, Boroujerd, Iran.

## ARTICLE INFO.

## Article history:

Received: February 26, 2021
Revised: April 10, 2022
Accepted: June 18, 2022
Published Online: June 20, 2022

## Keywords:

Substitution Box (S-Box), Block Cipher, Lightweight, High-Throughput, ASIC

Type: Research Article
doi: $10.22042 /$ isecure. 2022 . 275268.646
dor: 20.1001.1.20082045.2023. 15.1.7.4


#### Abstract

This paper presents four low-cost substitution boxes (S-boxes), including two 4 -bit S-boxes called $S_{1}$ and $S_{2}$ and two 8-bit S-boxes called $S B_{1}$ and $S B_{2}$, which are suitable for the development of lightweight block ciphers. The 8 -bit $S B_{1}$ S-box is constructed based on four 4-bit S-boxes, multiplication by constant 0 x 2 in the finite field $\mathbb{F}_{2^{4}}$, and field addition operations. Also, the proposed 8-bit S-box $S B_{2}$ is composed of five permutation blocks, two 4-bit S-boxes $S_{1}$ and one 4 -bit S-box $S_{2}$, multiplication by constant 0 x 2 , and addition operations in sequence. The proposed structures of the S-box are simple and low-cost. These structures have low area and low critical path delay. The cryptographic strength of the proposed S-boxes is analyzed by studying the properties of S-box such as nonlinearity, differential uniformity (DU), strict avalanche criterion (SAC), algebraic degree (AD), differential approximation probability (DAP), and linear approximation probability (LAP) in SAGE. The hardware results in 180 nm CMOS technology show the proposed S-boxes are comparable in terms of security properties, area, delay, and area $\times$ delay with most of the famous S-boxes.


(C) 2020 ISC. All rights reserved.

## 1 Introduction

$I^{n}$ recent years, cryptographic computations have 1 progressively been implemented on smaller and smaller devices. Traditional cryptography is not always precisely well-studied to the needs of this important subject. Lightweight cryptography, such as lightweight block ciphers, focuses on addressing this by designing implementable algorithms on constrained devices. Many lightweight block ciphers have been proposed to reduce the costs of hardware consumption. Block ciphers are used for data protection in the cryptosystems as a good candidate for

[^0]resource constraints cryptographic applications. In the last few years, several lightweight block ciphers for hardware implementation of the cryptosystems have been proposed and widely used for confidentiality. These cryptographic primitives have been an important area of cryptographic research [1]-[4]. The most common and complex sub-block in the block ciphers is the substitution box (S-box). This sub-block takes a $n$-bit data in input and returns a $m$-bit data at the output. Most of the block ciphers use the 8 -bit S-box that maps an 8-bit word to another 8-bit data. However, in block ciphers designed for lightweight applications, S-boxes are commonly 4 -bit. The S-boxes have a direct impact on hardware consumption and the critical path delay of a block cipher. Therefore, an S-box with an efficient structure is a crucial subblock in determining implementation performance.

The focus of this paper is the design of efficient and lightweight hardware structures for the 8-bit and 4 -bit S-boxes. The S-boxes used in block ciphers must have good cryptographic properties and a low-cost hardware structure. Therefore, designing an S-box which minimizes the area consumption and critical path delay is crucial for obtaining competitive results. The security of proposed S-boxes is analyzed based on standardized security parameters such as nonlinearity, differential uniformity (DU), strict avalanche criterion (SAC), algebraic degree (AD), differential approximation probability (DAP), and linear approximation probability (LAP) by SAGE [22] and [30]. Also, the structures' critical path delay and area consumption is achieved in 180 nm CMOS technology. The results show that the proposed structures have reasonable hardware resources, timing characteristics, and security properties compared to the other works. The contributions of this paper are summarized as follows:

- We use the substitution-permutation network (SPN) and MISTY networks and select 4-bit S-boxes with a low-cost implementation that provide good cryptographic properties of the resulting 8 -bit S-box.
- Two 8-bit S-boxes based on 4-bit S-boxes, multiplication by constant $0 \times 2$ in the finite field $\mathbb{F}_{2^{4}}$, field additions, and permutation blocks are designed. The 8-bit S-boxes have lower hardware resources and lower critical path delay (CPD) than those of other 8-bit S-boxes.
- Security analysis of the proposed S-boxes shows that the structures have a reasonable security level compared to the other works. Therefore, these structures can be used in lightweight block ciphers.
- The inverse of the proposed S-boxes have similar structures to the original S-box structures.
The rest of the paper is organized as follows. Preliminaries and cryptanalytic properties for S-boxes are presented summarily in Section 3. Section 4 the proposed structures of the S-box are described. Section 5 shows a comparison between our works and related works. Finally, the paper is concluded in Section 6.


## 2 Related Works

Several S-boxes have been reported in [5]-[21]. There are many S-box construction methods in the literature, such as inversion mapping, power polynomial, heuristic methods, and pseudorandom methods [5]. The inversion mapping S-box consists of simple algebraic expression, thus the S-box design is completed by adding an affine transformation before the input of the S-box, after the output of the S-box, or both
to make the overall S-box description more complex in a finite field. For some constrained environments, the cost of this approach might be too high. Therefore, the large area consumed is the main drawback of this method. The field inversion is complex to perform in $\mathbb{F}_{2^{8}}$, so some researchers use composite field arithmetic to simplify. The main drawback of the composite field method is greater power consumption, but the delay is much less compared to the architectures, which are directly implemented in $\mathbb{F}_{2^{8}}$. In [6] a cyclic group $C_{255}$ in the formation of proposed S-box is used. In [7] a chaotic S-box based on the intertwining logistic map and bacterial foraging optimization is designed. In [8] an S-box using Gaussian distribution and linear fractional transform is proposed. The S-box is constructed by employing a linear fractional transform based on the Box-Muller transform, polarization decision, and central limit algorithm. In [10] a systematic design methodology to generate a chaotic S-box using a different distribution table (DDT) is proposed. In [11] a heuristic method called the bee waggle dance for designing the S-box is presented. In [12] an innovative scheme of S-box based on the action of projective linear groups on the projective line, and the permutation triangle groups is developed. In [15] an S-box based on artificial bee colony optimization and the chaotic map is proposed. An innovative S-box design using cubic polynomial mapping is proposed in [16]. The use of cubic polynomial maintains the simplicity of the S-box construction method. In [17] the authors focus on S-Boxes corresponding to 3 rounds of a balanced Feistel and a balanced MISTY structure. These constructions use the keys $\left(k_{1}, k_{2}, k_{3}\right)$ in their S -boxes, while an S -box is unkeyed. Therefore, the differential and linear properties of the Feistel and MISTY structures need to be analyzed in the unkeyed setting. Also, the main drawback of these structures is the high critical path delay. Non-involutive and involutive 4-bit S-boxes with optimal bit-slice representation are present in [18] and [19]. In [20] a 4-bit S-box is proposed with 11 logic gates and critical path delay equal to $7 T_{X}+4 T_{A}$, where $T_{A}$ and $T_{X}$ denote the time delay of a 2-input AND gate and 2-input XOR gate, respectively. In [22] a platform named PEIGEN is presented to evaluate security, find efficient software/hardware implementations, and generate cryptographic S-boxes. The platform is only efficient for 3 - and 4 -bit S-boxes. The S-box design in work [22] is based on the searching method. Therefore, for small S-boxes (e.g., not more than 4 bits), this searching approach becomes more challenging with large S-boxes (e.g., more than 6 -bit), with the difficulty of too large a search space. For instance, there exist $256!\approx 2^{1684}$ possible permutations in $\mathbb{F}_{2^{8}} \longrightarrow \mathbb{F}_{2^{8}}$. The implementation searching tool PEIGEN can find the efficient (not always the best)
implementation of a given S-box within a set of invertible instructions. The searching method is based on a bi-directional Dijkstra algorithm. It expands the two subgraphs until the predetermined expansion limit is reached (or when a proper stopping rule is satisfied). The expansion limit determines whether the obtained implementation is the best or not. In [23] a technique that involves coset diagrams for the action of a quotient of the modular group on the projective line over the finite field is proposed for constructing the S-box. It is constructed by selecting vertices of the coset diagram especially. A beneficial transformation involving the Fibonacci sequence is also used in selecting the vertices of the coset diagram. In [24] a method for obtaining random bijective S-boxes based on an improved one-dimensional discrete chaotic map is presented. The proposed method uses a particular case of the discrete chaotic map based on the composition of permutations to overcome the problem with the potentially short length of the orbits. The particular case is based on the composition of permutations and sine function and has a more considerable minimum length of the orbits. Most of the previous methods [5]-[29] are suitable for software implementation and not efficient for hardware structure. These S-boxes have a high hardware implementation cost.

Peigen is aimed to be a platform covering a comprehensive checklist of design criteria for S-boxes appearing in the literature. Peigen not only integrates most of the features in existing tools but also equips them with functionalities to evaluate new security-related properties, improving the efficiency of the search algorithms for optimized implementations in several aspects.

## 3 Preliminaries and Cryptanalytic Properties for S-Boxes

An S-box takes $m$-bit number as input and transforms them into $n$-bit number as output, where $m$ and $n$ are not necessarily equal [31]. A $m \times n$ S-box can be implemented as a lookup table (LUT) with $2^{m}$ words of $n$ bits. In other words, an S-box is a nonlinear mapping from the finite field $\mathbb{F}_{2^{n}}$ to the finite field $\mathbb{F}_{2}$. An $n \times m$ S-box can be seen as a vectorial Boolean function $F: \mathbb{F}_{2^{n}} \longrightarrow \mathbb{F}_{2^{m}}$. Constructing a substitution box (S-box) has always been an important research direction in cryptography. In recent years, many methods of S-box construction have been proposed. In these methods, the S-boxes are constructed based on the nonlinear functions. The two main steps of S-box design are shown in Figure 1. The first step is the construction methodology. In this step, the designers select or propose the methodology for S-box design. The primary methodologies in the literature [32] are presented in this figure. In the next step, we have a
security analysis of the S-box (more details are presented in the following subsections). The three main cryptographic properties of an S-box are nonlinearity (NL), differential uniformity (DU), and algebraic degree (AD). A cryptographically strong S-box should exhibit high NL, low DU, and high AD. To examine the strength of S-boxes, nonlinearity analysis, strict avalanche criterion, linear approximation probability analysis, and differential uniformity analysis are used. In the following, we briefly present the security parameters used for the security evaluation of S-boxes.

### 3.1 Nonlinearity

For a cryptographic $n$-bit Boolean function $f$, the nonlinearity is defined based on the least Hamming distance between the vector representing the function's truth table and the set of all $n$-bit affine functions. The high minimum Hamming distance is proper to high nonlinearity. High nonlinearity provides resistance to linear approximation attacks [33]. The upper bound of nonlinearity is equal to $N L(f)=$ $2^{n-1}-2^{n / 2-1}[34]$, for an S-box in the finite field $\mathbb{F}_{2^{n}}$. As an 8 -bit $S$-box in $\mathbb{F}_{2^{8}}$, the upper bound of $N L$ is 120 . As the S-box is generally the only non-linear component in a block cipher, it must be carefully chosen to ensure a secure design against linear attacks. The nonlinearity of a boolean function $f$ is computed as:

$$
\begin{aligned}
& N L(f)=2^{n-1}\left(1-2^{-n} \max \left|S_{<f>}(w)\right|\right) . \\
& S_{<f>}(w)=\sum_{w \in G F\left(2^{n}\right)}(-1)^{f(x) \oplus x \cdot w} .
\end{aligned}
$$

where, $S_{<f>}(w)$ is the Walsh spectrum of function $f$ and $x . w$ denotes the dot-product of $x$ and $w$. Also linearity of a Boolean function $f$ is defined as

$$
L(f)=\max _{a, b \neq 0}\left|S_{<f>}(w)\right| .
$$

The smaller $L(f)$, the stronger the $S$-box against linear attacks. It is well-known that for any function $f$ over finite field $\mathbb{F}_{2^{n}}$ to $\mathbb{F}_{2^{n}}$ it keeps that $L(f) \geq$ $2^{(n+1) / 2}$ [35]. Functions that have this bound are called Almost Bent (AB) functions. However, in the case of $n>4$ and $n$ even, we do not know the minimum linearity value that can be achieved [36]. For example, the best linearity value is achieved by the AES S-box with $L(f)=32$ for the case $n=8$.

### 3.2 Differential Uniformity (DU)

Differential uniformity (DU) of $n$-bit S-box $f$ is defined as: $D U(F)=\max _{\Delta I, \Delta Y \in \mathbb{F}_{2^{n}}, \Delta I \neq 0} \mid\left\{x \in \mathbb{F}_{2^{n}}:\right.$ $f(x+\Delta I)+f(x)=\Delta Y\} \mid$.
where, $x$ is the set of all possible input values of


Figure 1. Main steps of S-box design

S-box, $\Delta I$ is input differential and $\Delta Y$ is output differential. The largest value in the difference distribution table (after omitting the trivial entry case, $\Delta I=$ $\Delta Y=0)$ is the value of DU for an S-box. To resist differential cryptanalysis and evaluate the differential property of an S-box, we use the parameter DU [37]. The value of DU must be kept as small as possible.

### 3.3 Strict Avalanche Criterion (SAC)

The work [38] introduces an efficient method of Strict avalanche criterion (SAC) to test the performance of an S-box. Perfect nonlinearity implies an earlier design criterion for S-boxes: the strict avalanche criterion (SAC). SAC is essentially a diffusion criterion [22]. If S-box satisfies this criterion, a change (compliment of a bit) in one of the input bits must lead to a change in half of the output bits. In other words, when SAC is satisfied, a slight change in the input bits leads to a significant difference in the output bits. The acceptable quantified SAC is equal to 0.5 . If an S-box has a SAC value close to 0.5 , it ensures that it has a good bound of nonlinearity.

### 3.4 Algebraic Degree (AD)

A $n$-bit Boolean function $f$ can be represented as a multivariate polynomial over the field $\mathbb{F}_{2}$, known as its Algebraic Normal Form (ANF), as follows:

$$
f\left(x_{1}, \ldots, x_{n}\right)=a_{0}+a_{1} \cdot x_{1}+\cdots+a_{1,2} \cdot x_{1} \cdot x_{2}+\cdots+
$$

$a_{1,2, \ldots, n} x_{1} \cdot x_{2} \cdots x_{n}=\sum_{I \subseteq\{1, \ldots, n\}} a_{I} \prod_{i \in I} x_{i}$.
where the coefficients $a_{0}, a_{1}, \ldots, a_{n}, a_{1,2}, \ldots, a_{1, \ldots, n}$ $\in F_{2}$. The number of variables in the largest monomial of the ANF is known as the algebraic degree (AD), $\operatorname{deg}(f)$. For an n-bit S-box $f$, there are $n$ component functions $f_{i}, 1 \leq i \leq n$. The algebraic degree is determined by the maximum degree between all component functions:

$$
A D(f)=\max \left\{\operatorname{deg}\left(f_{1}\right), \operatorname{deg}\left(f_{2}\right), \ldots, \operatorname{deg}\left(f_{n}\right)\right\}
$$

The algebraic degree is considered a good security factor against structural attacks, such as integral and higher-order differential. To resist against higherorder differential cryptanalysis [39] the preferable value of algebraic degree must be in the bound of $\mathrm{AD}(f) \geq 4$ [40].

### 3.5 Differential Approximation Probability (DAP)

The differential approximation probability (DAP) can reflect the XOR distribution of the input and output of the Boolean function [41]. Let us denote the input and output differentials by $\Delta I$ and $\Delta Y$, respectively. The differential approximation probability is calculated as follows [41]:

$$
D A P(f)=\max _{\Delta I \neq 0, \Delta Y} \frac{\#\left\{x \in X \mid f(x)+f\left(x+M_{x}\right)=\Delta Y\right\}}{2^{n}}
$$

Where $X$ denotes the set of all possible inputs, and the $M_{x}$ denotes the input of a randomly selected mask. Differential approximation probability returns the difference with the highest chance between 0 and 1. The smaller the DAP is, the stronger the S-box's ability to resist differential cryptanalysis attacks is.

### 3.6 Linear Approximation Probability (LAP)

The imbalance of an event is examined in this analysis. Let us denote the input and output of randomly selected masks by $M_{x}$ and $M_{y}$, respectively. In the following, we used the definition as given in [33] for maximum linear approximation probability (LAP) calculation:

$$
L A P(f)=\max _{M_{x}, M_{y} \neq 0}\left|\frac{\left\{x \in X \mid x \cdot M_{x}=f(x) \cdot M_{y}\right\}}{2^{n}}-\frac{1}{2}\right|
$$

Where $X$ denotes the set of all possible inputs. The smaller the LAP is, the stronger the S-box's resistance against linear cryptanalysis attacks is, and vice versa.

## 4 Proposed Structures of the S-Box

One of the essential components in many block ciphers is the substitution box or S-box. Therefore, the central part of the implementation cost (area and critical path delay) depends on the S-box layer. Designing an S-box which minimizes the area and timing characteristic is crucial for obtaining optimal results. This section presents four S-boxes consisting of two 4-bit S-boxes and two 8 -bit S-boxes. The proposed structures are simple and low-cost. In the case of a 4 -bit S-box, we have very compact structures. This paper focuses on constructing 8 -bit S-boxes using two smaller 4bit S-boxes and linear operations. In this case, the implementation of S -boxes requires fewer hardware resources.

### 4.1 Proposed Hardware Structures of 4-bit S-Boxes

This paper presents two 4 -bit S -boxes with similar structures called $S_{1}$ and $S_{2}$. If ( $i_{0}, i_{1}, i_{2}$, and $\left.i_{3}\right)$ and ( $f_{0}, f_{1}, f_{2}$, and $f_{3}$ ) represent the four input and output bits of the S -box ( $i_{0}$ and $f_{0}$ being the least significant bits), respectively. The proposed computations of the $S_{1} \mathrm{~S}$-box are equal to
$f_{3}=i_{0} \oplus\left(i_{2} \cdot i_{3}\right)^{\prime}, f_{2}=i_{1} \odot\left(f_{3}+i_{2}\right)^{\prime}, f_{1}=i_{2} \oplus$ $\left(f_{2}+i_{3}\right)^{\prime}$, and $f_{0}=i_{3} \oplus\left(f_{2} \cdot f_{3}\right)^{\prime}$.

For the inverse of this S-box $S_{1}^{-1}$ we have:

$$
\begin{aligned}
& i_{3}=f_{0} \oplus\left(f_{2} \cdot f_{3}\right)^{\prime}, i_{2}=f_{1} \oplus\left(f_{2}+i_{3}\right)^{\prime}, i_{1}=f_{2} \odot \\
& \left(f_{3}+i_{2}\right)^{\prime}, \text { and } i_{0}=f_{3} \oplus\left(i_{2} \cdot i_{3}\right)^{\prime}
\end{aligned}
$$

Also, for $S_{2}$ S-box we have
$f_{3}=i_{0} \odot\left(i_{2}+i_{3}\right)^{\prime}, f_{2}=i_{1} \odot\left(f_{3} . i_{2}\right)^{\prime}, f_{1}=i_{2} \oplus$ $\left(f_{2} \cdot i_{3}\right)^{\prime}$, and $f_{0}=i_{3} \oplus\left(f_{2}+f_{3}\right)^{\prime}$.

The inverse of this S-box $S_{2}^{-1}$ is computed as follows:

$$
i_{3}=f_{0} \oplus\left(f_{2}+f_{3}\right)^{\prime}, i_{2}=f_{1} \oplus\left(i_{3} . f_{2}\right)^{\prime}, i_{1}=f_{2} \odot
$$

$$
\left(f_{2} \cdot f_{3}\right)^{\prime}, \text { and } i_{0}=f_{3} \odot\left(i_{2}+i_{3}\right)^{\prime}
$$

The operators $\oplus, \odot,+$, and • are equal to XOR , XNOR, OR, and AND logic gates, respectively. The values of these S-boxes in hexadecimal notation are given by Table 1.

### 4.1.1 Difference Distribution Table of the Proposed 4-bit S-Boxes

Consider a system with input $I=\left[I_{1}, I_{2}, \ldots, I_{n}\right]$ and output $Y=\left[Y_{1}, Y_{2}, \ldots, Y_{n}\right]$. Let two inputs to the system be $X^{\prime}$ and $X^{\prime \prime}$ with the corresponding outputs $Y^{\prime}$ and $Y^{\prime \prime}$, respectively. The input difference and output difference are given by $\Delta I=I^{\prime} \oplus I^{\prime \prime}$ and $\Delta Y=Y^{\prime} \oplus Y^{\prime \prime}$, respectively, where $\oplus$ represents a bit-wise exclusive-OR of the $n$-bit vectors and, so, $\Delta I=\left[\Delta I_{1}, \Delta I_{2}, \ldots, \Delta I_{n}\right], \Delta Y=\left[\Delta Y_{1}, \Delta Y_{2}, \ldots, \Delta Y_{n}\right]$ where $\Delta I_{i}=I_{i}^{\prime} \oplus I_{i}^{\prime \prime}$, and $I_{i}^{\prime}$ and $I_{i}^{\prime \prime}$ representing the $i^{\text {th }}$ bit of $I^{\prime}$ and $I^{\prime \prime}$, respectively. The probability that a particular output difference $\Delta Y$ occurs given a specific input difference $\Delta I$ is $1 / 2^{n}$ where $n$ is the number of bits of $I$. Differential cryptanalysis explores a scenario where a particular $\Delta Y$ occurs with a very high probability given a particular input difference $\Delta I$.

The difference distribution table for the $S_{1}$ S-box is given in Table 2. The table's first column and row show input $(\Delta I)$ and output difference $(\Delta Y)$ values. Each table element represents the number of occurrences of the corresponding output difference $\Delta Y$ value given the input difference $\Delta I$. The largest value in the table is 4 , for example corresponding to $\Delta I=5$ and $\Delta Y=2$, we have one 4 value. Therefore, the probability that $\Delta Y=2$ given an arbitrary pair of input values that satisfy $\Delta I=5$ is $4 / 16$. The smallest value in the table is 0 and occurs for many different pairs. In this case, the probability of the $\Delta Y$ value occurring given the $\Delta I$ value is 0 .

The largest value in the difference distribution table (after omitting the trivial entry case, $\Delta I=\Delta Y=$ 0 ) is the value of DU for an S-box. The value of DU must be kept as small as possible to resist differential cryptanalysis. Based on the difference distribution table values, the proposed 4-bit S-boxes have a low probability of a particular $\Delta Y$ occurring given a spe-

Table 1. The values of four 4-bit S-boxes $S_{1}$ and $S_{2}$

| $i$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | a | b | c | d | e | f |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $S_{1}(i)$ c | 3 | b | 5 | e | 7 | 9 | 1 | d | 0 | 8 | 4 | 6 | f | 2 | a |  |
| $S_{2}(i) 3$ | a | 6 | e | c c | 1 | 8 | 4 | b | 2 | d | 5 | f | 0 | 9 | 7 |  |



Figure 2. The proposed structure of 4-bit S-boxes $S_{1}$ (a) and $S_{2}$ (b)
cific input difference $\Delta I$.
Figure 2 (a) and (b) show the proposed structures of 4 -bit $S_{1}$ and $S_{2}$ S-boxes, respectively. As seen from the figures, the $S_{1}$ and $S_{2}$ S-boxes can be implemented with (three XOR, one XNOR, two NAND, and two AND operations) and (two XOR, two XNOR, two NAND, and two AND operations), respectively. The constructions are simple and low-cost for hardware implementation. Table 3 shows the hardware results of the proposed structures of 4 -bit S-boxes and other related works. The table shows that the proposed 4-bit S-boxes have reasonable hardware resources and timing characteristics compared to other 4 -bit S-boxes. The area and critical path delay of $S_{1}$ and $S_{2}$ S-boxes when directly synthesizing the equations using Synopsys Design Compiler tool based on the library of standard cells with 180 nm CMOS technology are equal to ( 14 GEs and 0.543 ns ) and ( 14 GEs and 0.539 ns ), respectively. In [22] for 4-bit S-boxes, they perform the S-box generator with different sets of criteria (CriteriaSet0 to CriteriaSet5). The area consumed on 180 nm technology for 4-bit S-boxes CriteriaSet0, CriteriaSet1, CriteriaSet2, CriteriaSet3, CriteriaSet4, and CriteriaSet5 are equal to $12 \sim 14.34$ GEs, $18 \sim 20.01$ GEs, $15.33 \sim 18.67$ GEs, $16.33 \sim 21.34$ GEs, $20 \sim 21$ GEs, and $18 \sim 19.34$ GEs, respectively. The proposed 4 -bit S-boxes have a lower area than that of the 4-bit S-boxes of CriteriaSet1 to CriteriaSet5 in [22]. The PEIGEN tool in [22] is only efficient for 3 - and 4-bit S-boxes. It is said to be in its embryonic stage because, for larger S-boxes ( $\geq$ 5 -bit), it is satisfactory only for evaluating security but not yet powerful enough for implementing and generating strong S-boxes.

Nonlinearity, linearity, differential uniformity, algebraic degree, differential approximation probability, linear approximation probability, and strict avalanche
criterion of the two S -boxes are equal to $4,8,4,3$, $0.25,0.25$, and 0.51 , respectively. These security analysis results are equal to the results of the famous 4 -bit S-boxes used in the block ciphers such as PRESENT, PICCOLO, and CLEFIA. From the hardware point of view, the proposed structures and two works [43] and [44] are almost similar. But the main difference is for the important parameter SAC. The SAC for the proposed structures $S_{1}, S_{2}$, [43], and [44], are equal to $0.4063,0.4141,0.3906$, and 0.3906 , respectively. As mentioned before, the acceptable quantified SAC is equal to 0.5 . If an S-box has a SAC value close to 0.5 , it ensures that it has a good bound of nonlinearity.

### 4.2 Proposed Hardware Structure of the 8-bit S-Boxes

In this subsection, we present the proposed 8-bit Sboxes called $S B_{1}$ and $S B_{2}$. These S -boxes are constructed based on the proposed 4 -bit S-boxes $\left(S_{1}, S_{2}\right)$, multiplication by 2 in the finite field $\mathbb{F}_{2^{4}}$, bit-wise XOR, and permutation operations.

### 4.2.1 $\quad \mathrm{SB}_{1}$

The proposed structure of 8-bit S-box $S B_{1}$ is shown in Figure 3. The proposed S-box $S B_{1}$ is constructed based on a 2 -round substitution-permutation network (SPN) structure with bit permutation, two addition, two multiplication by 2 , and the small 4 -bit S-boxes $S_{1}$ and $S_{2}$. This S-box is similar to the $S_{0} \mathrm{~S}$-box in the CLAFIA block cipher [46]. Let $i[7: 0]$ represent the 8 -bit input of the S -box ( $i_{7}$ being the most significant bit); this block is constructed based on the four 4-bit S-boxes $S_{1}$ and $S_{2}$ as the following computations:

$$
\begin{aligned}
& g_{0}[3: 0] \leftarrow S_{1}(i[7: 4]), \quad g_{1}[3: 0] \leftarrow S_{2}(i[3: 0]), \\
& h_{0}[3: 0] \leftarrow g_{0}[3: 0] \oplus 0 \mathrm{x} 2 \times g_{1}[3: 0], \quad h_{1}[3: 0] \leftarrow \\
& g_{1}[3: 0] \oplus 0 \mathrm{x} 2 \times g_{0}[3: 0], \\
& f[7: 4] \leftarrow S_{2}\left(h_{0}[3: 0]\right), \quad f[3: 0] \leftarrow S_{1}\left(h_{1}[3: 0]\right) .
\end{aligned}
$$

The inverse of this S-box $S B_{1}^{-1}$ is computed as follows:

$$
\begin{aligned}
& \quad h_{0}[3: 0] \leftarrow S_{2}^{-1}(f[7: 4]), \quad h_{1}[3: 0] \leftarrow S_{1}^{-1}(f[3: \\
& 0]), \\
& g_{0}[3: 0] \leftarrow h_{0}[3: 0] \oplus 0 \mathrm{x} 2 \times g_{1}[3: 0], \quad g_{1}[3: 0] \leftarrow \\
& h_{1}[3: 0] \oplus 0 \mathrm{x} 2 \times g_{0}[3: 0], \\
& i[7: 4] \leftarrow S_{1}^{-1}\left(g_{0}[3: 0]\right), \quad i[3: 0] \leftarrow S_{2}^{-1}\left(g_{1}[3: 0]\right) .
\end{aligned}
$$

Table 2. The difference distribution table for the $S_{1} \mathrm{~S}$-box

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | a | b | c | d | e | f |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 16 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 4 | 0 | 0 | 2 | 2 | 2 | 2 |
| 2 | 0 | 0 | 0 | 0 | 4 | 4 | 4 | 4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 4 | 0 | 0 | 2 | 2 | 2 | 2 |
| 4 | 0 | 0 | 4 | 0 | 4 | 0 | 0 | 0 | 0 | 0 | 2 | 2 | 0 | 0 | 2 | 2 |
| 5 | 0 | 0 | 4 | 0 | 0 | 0 | 4 | 0 | 0 | 0 | 2 | 2 | 2 | 2 | 0 | 0 |
| 6 | 0 | 0 | 4 | 0 | 0 | 4 | 0 | 0 | 0 | 0 | 2 | 2 | 0 | 0 | 2 | 2 |
| 7 | 0 | 0 | 4 | 0 | 0 | 0 | 0 | 4 | 0 | 0 | 2 | 2 | 2 | 2 | 0 | 0 |
| 8 | 0 | 4 | 0 | 4 | 0 | 0 | 0 | 0 | 4 | 0 | 0 | 4 | 0 | 0 | 0 | 0 |
| 9 | 0 | 4 | 0 | 4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 2 | 2 | 2 |
| a | 0 | 0 | 0 | 0 | 2 | 2 | 2 | 2 | 0 | 0 | 0 | 0 | 2 | 2 | 2 | 2 |
| b | 0 | 0 | 0 | 0 | 2 | 2 | 2 | 2 | 4 | 0 | 0 | 4 | 0 | 0 | 0 | 0 |
| c | 0 | 2 | 0 | 2 | 0 | 2 | 0 | 2 | 0 | 2 | 2 | 0 | 2 | 0 | 0 | 2 |
| d | 0 | 2 | 0 | 2 | 0 | 2 | 0 | 2 | 0 | 2 | 2 | 0 | 0 | 2 | 2 | 0 |
| e | 0 | 2 | 0 | 2 | 2 | 0 | 2 | 0 | 0 | 2 | 2 | 0 | 0 | 2 | 2 | 0 |
| f | 0 | 2 | 0 | 2 | 2 | 0 | 2 | 0 | 0 | 2 | 2 | 0 | 2 | 0 | 0 | 2 |

Table 3. Hardware results of the proposed structures of 4-bit S-boxes and other related works


TW: This work; $T_{A}, T_{N A}, T_{X}, T_{X N}, T_{O}, T_{N O}, T_{M}$ denote the time delay of a 2 -input AND gate, 2 -input NAND gate, 2 -input XOR gate, 2-input XNOR gate, 2-input OR gate, and 2-input NOR gate, respectively.

The multiplication by $0 \times 2$ in terms $0 \times 2 g_{0}$ and $0 \times 2 g_{1}$ is performed in field $\mathbb{F}_{2^{4}}$ constructed by the primitive polynomial $f_{2}(z)=z^{4}+z+1$. The structure of multiplication by $0 \times 2$ in the field $\mathbb{F}_{2^{4}}$ is shown in Figure 3. The S-box is constructed by using four low$\operatorname{cost} S_{1}$ and $S_{2} \mathrm{~S}$-boxes, two field additions, and two multiplications by constant $0 x 2$ over the field $\mathbb{F}_{2^{4}}$. The computations of S-box $S B_{1}$ are as follows:

$$
\begin{aligned}
& \xrightarrow[\rightarrow]{S_{1}}\left\{\begin{array}{l}
T_{1,3}=i_{4} \oplus\left(i_{6} \cdot i_{7}\right)^{\prime} \\
T_{1,2}=i_{5} \odot\left(T_{1,3}+i_{6}\right)^{\prime} \\
T_{1,1}=i_{6} \oplus\left(T_{1,2}+i_{7}\right)^{\prime} \\
T_{1,0}=i_{7} \oplus\left(T_{1,2} \cdot T_{1,3}\right)^{\prime}
\end{array}\right. \\
& \xrightarrow{S_{2}}\left\{\begin{array}{l}
T_{2,3}=i_{0} \odot\left(i_{2}+i_{3}\right)^{\prime} \\
T_{2,2}=i_{1} \odot\left(T_{2,3} \cdot i_{2}\right)^{\prime} \\
T_{2,1}=i_{2} \oplus\left(T_{2,2} \cdot i_{3}\right)^{\prime} \\
T_{2,0}=i_{3} \oplus\left(T_{2,2}+T_{2,3}\right)^{\prime}
\end{array}\right.
\end{aligned}
$$

$$
\xrightarrow{\times 2}\left\{\begin{array} { l } 
{ T _ { 3 , 3 } = T _ { 1 , 2 } } \\
{ T _ { 3 , 2 } = T _ { 1 , 1 } } \\
{ T _ { 3 , 1 } = T _ { 1 , 0 } \oplus T _ { 1 , 3 } } \\
{ T _ { 3 , 0 } = T _ { 1 , 3 } }
\end{array} \quad \stackrel { \times 2 } { \longrightarrow } \left\{\begin{array}{l}
T_{4,3}=T_{2,2} \\
T_{4,2}=T_{2,1} \\
T_{4,1}=T_{2,0} \oplus T_{2,3} \\
T_{4,0}=T_{2,3}
\end{array}\right.\right.
$$

$$
\xrightarrow{\text { Add }}\left\{\begin{array} { l } 
{ T _ { 5 , 3 } = T _ { 2 , 3 } \oplus T _ { 3 , 3 } } \\
{ T _ { 5 , 2 } = T _ { 2 , 2 } \oplus T _ { 3 , 2 } } \\
{ T _ { 5 , 1 } = T _ { 2 , 1 } \oplus T _ { 3 , 1 } } \\
{ T _ { 5 , 0 } = T _ { 2 , 0 } \oplus T _ { 3 , 0 } }
\end{array} \quad \xrightarrow { \text { Add } } \quad \left\{\begin{array}{l}
T_{6,3}=T_{1,3} \oplus T_{4,3} \\
T_{6,2}=T_{1,2} \oplus T_{4,2} \\
T_{6,1}=T_{1,1} \oplus T_{4,1} \\
T_{6,0}=T_{1,0} \oplus T_{4,0}
\end{array}\right.\right.
$$

$$
\xrightarrow[\rightarrow]{S_{2}}\left\{\begin{array}{l}
f_{7}=T_{6,0} \odot\left(T_{6,2}+T_{6,3}\right)^{\prime} \\
f_{6}=T_{6,1} \odot\left(f_{7} \cdot T_{6,2}\right)^{\prime} \\
f_{5}=T_{6,2} \oplus\left(f_{6} \cdot T_{6,3}\right)^{\prime} \\
f_{4}=T_{6,3} \oplus\left(f_{6}+f_{7}\right)^{\prime}
\end{array}\right.
$$

$$
\xrightarrow{S_{1}}\left\{\begin{array}{l}
f_{3}=T_{5,0} \oplus\left(T_{5,2} \cdot T_{5,3}\right)^{\prime} \\
f_{2}=T_{5,1} \odot\left(f_{3}+T_{5,2}\right)^{\prime} \\
f_{1}=T_{5,2} \oplus\left(f_{2}+T_{5,3}\right)^{\prime} \\
f_{0}=T_{5,3} \oplus\left(f_{2} \cdot f_{3}\right)^{\prime}
\end{array}\right.
$$



Figure 3. The structure of 8-bit S-box $S B_{1}$
In these equations $i_{0}$ to $i_{7}, f_{0}$ to $f_{7}$ and $T_{m, n}$, where $1 \leq m \leq 6,0 \leq n \leq 3$, are used for denote of the input, output and intermediate variables, respectively. The critical path delay of S-box in the proposed structure is equal to $T_{S 1}+T_{S 2}+2 T_{X}$, where $T_{S 1}, T_{S 2}$, and $T_{X}$ are time delay of the 4 -bit $S_{1} \mathrm{~S}$-box, 4 -bit $S_{2}$ S-box, and the 2 -input XOR gate, respectively. The values of proposed 8 -bit S-box $S B_{1}$ are presented in Table 4.

### 4.2.2 $\quad \mathrm{SB}_{2}$

The proposed S-box $S B_{2}$ is similar to the MISTY construction, which is a construction to build an 8bit S-box from smaller 4-bit functions (such as 4-bit S-boxes, 4-bit permutations, etc.). We here focus on constructions with a 3 -round network. It is a good candidate for constructing large S-boxes from smaller ones at a reasonable implementation cost. Therefore, constructing an 8-bit S-box from smaller ones can reduce the implementation cost. The proposed 8 -bit S-box $S B_{2}$ is composed of five permutation blocks, two 4 -bit S-boxes $S_{1}$ and one 4 -bit S-box $S_{2}$, multiplication by constant $0 \times 2$, and addition operations in sequence. The proposed structure of 8-bit S-box $S B_{2}$ is shown in Figure 4. In this S-box, we have five permutation blocks called $P_{1}, P_{2}, P_{3}, P_{4}$, and $P_{5}$ which are as presented as follows:

$$
\begin{gathered}
P_{o 1}[0]=P_{i 1}[3], P_{o 1}[1]=P_{i 1}[0], P_{o 1}[2]=P_{i 1}[2], \\
P_{o 1}[3]=P_{i 1}[1] \\
P_{o 2}[0]=P_{i 2}[0], P_{o 2}[1]=P_{i 2}[2], P_{o 2}[2]=P_{i 2}[3], \\
P_{o 2}[3]=P_{i 2}[1] \\
P_{o 3}[0]=P_{i 3}[1], P_{o 3}[1]=P_{i 3}[0], P_{o 3}[2]=P_{i 3}[3], \\
P_{o 3}[3]=P_{i 3}[2] \\
P_{o 4}[0]=P_{i 4}[2], P_{o 4}[1]=P_{i 4}[1], P_{o 4}[2]=P_{i 4}[3],
\end{gathered}
$$

$$
\begin{aligned}
& P_{o 4}[3]=P_{i 4}[0] \\
& \quad P_{o 5}[0]=P_{i 5}[3], P_{o 5}[1]=P_{i 5}[2], P_{o 5}[2]=P_{i 5}[0], \\
& P_{o 5}[3]=P_{i 5}[1]
\end{aligned}
$$

Where the $P_{o j}, P_{i j}, 1 \leq j \leq 5$, are the inputs and outputs of five permutations, respectively. The computations of S-box $S B_{2}$ are as follows:

$$
\begin{aligned}
& \text { NOT } \xrightarrow{T_{1,3}=S i_{4}^{\prime}} \begin{array}{l}
T_{1,2}=S i_{5} \\
T_{1,1}=S i_{6}^{\prime} \\
T_{1,0}=S i_{7}
\end{array} \quad P_{1}\left\{\begin{array}{l}
T_{2,3}=T_{1,1} \\
T_{2,2}=T_{1,2} \\
T_{2,1}=T_{1,0} \\
T_{2,0}=T_{1,3}
\end{array}\right. \\
& \stackrel{S_{1}}{\rightarrow}\left\{\begin{array}{l}
T_{3,3}=T_{2,0} \oplus\left(T_{2,2} \cdot T_{2,3}\right)^{\prime} \\
T_{3,2}=T_{2,1} \odot\left(T_{3,3}+T_{2,2}\right)^{\prime} \\
T_{3,1}=T_{2,2} \oplus\left(T_{3,2}+T_{2,3}\right)^{\prime} \\
T_{3,0}=T_{2,3} \oplus\left(T_{3,2} \cdot T_{3,3}\right)^{\prime}
\end{array}\right. \\
& \quad \xrightarrow{A d d}\left\{\begin{array}{l}
T_{4,3}=T_{3,3} \oplus S i_{0} \\
T_{4,2}=T_{3,2} \oplus S i_{2} \\
T_{4,1}=T_{3,1} \oplus S i_{3} \\
T_{4,0}=T_{3,0} \oplus S i_{1}
\end{array}\right.
\end{aligned}
$$

$$
\xrightarrow[\rightarrow]{P_{2}}\left\{\begin{array}{l}
T_{5,3}=T_{4,1} \\
T_{5,2}=T_{4,3} \\
T_{5,1}=T_{4,2} \\
T_{5,0}=T_{4,0}
\end{array} \quad \times 2 \quad\left\{\begin{array}{l}
T_{6,3}=T_{4,2} \\
T_{6,2}=T_{4,1} \\
T_{6,1}=T_{4,0}
\end{array} \oplus T_{4,3}\right.\right.
$$

$$
\xrightarrow{\operatorname{NOT}}\left\{\begin{array}{l}
T_{7,3}=T_{5,3} \\
T_{7,2}=T_{5,2} \\
T_{7,1}=T_{5,1}^{\prime} \\
T_{7,0}=T_{5,0}^{\prime}
\end{array}\right.
$$

$$
\xrightarrow{P_{3}}\left\{\begin{array} { l } 
{ T _ { 8 , 3 } = T _ { 7 , 2 } } \\
{ T _ { 8 , 2 } = T _ { 7 , 3 } } \\
{ T _ { 8 , 1 } = T _ { 7 , 0 } } \\
{ T _ { 8 , 0 } = T _ { 7 , 1 } }
\end{array} \quad \xrightarrow { S _ { 2 } } \left\{\begin{array}{l}
T_{9,3}=T_{8,0} \odot\left(T_{8,2}+T_{8,3}\right)^{\prime} \\
T_{9,2}=T_{8,1} \odot\left(T_{9,3} \cdot T_{8,2}\right)^{\prime} \\
T_{9,1}=T_{8,2} \oplus\left(T_{9,2} \cdot T_{8,3}\right)^{\prime} \\
T_{9,0}=T_{8,3} \oplus\left(T_{9,2}+T_{9,3}\right)^{\prime}
\end{array}\right.\right.
$$

$\xrightarrow{A d d}\left\{\begin{array}{l}S o_{3}=T_{9,3} \oplus S i_{7} \\ S o_{2}=T_{9,2} \oplus S i_{6} \\ S o_{1}=T_{9,1} \oplus S i_{5} \\ S o_{0}=T_{9,0} \oplus S i_{4}\end{array} \quad \xrightarrow{N O T}\left\{\begin{array}{l}T_{10,3}=S o_{3} \\ T_{10,2}=S o_{2} \\ T_{10,1}=S o_{1}^{\prime} \\ T_{10,0}=S o_{0}^{\prime}\end{array}\right.\right.$

$$
\xrightarrow{P_{4}}\left\{\begin{array}{l}
T_{11,3}=T_{6,0} \\
T_{11,2}=T_{6,3} \\
T_{11,1}=T_{6,1} \\
T_{11,0}=T_{6,2}
\end{array}\right.
$$

Table 4. The values of proposed 8-bit S-box $S B_{1}$

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | a | b | c | d | e | f |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | d | 53 | 3 f | e7 | 41 | 98 | 75 | ca | 2c | b0 | 19 | 82 | a | f4 |  | 66 |
| 1 | 17 | c6 | 7c | fd | b8 | a1 | 32 | 5 b | 8 f | 4 e | d | 25 | 90 | e9 |  | 03 |
| 2 | 09 | fa | 45 | c4 | 30 | 2 e | bf | e3 | 92 | 71 | 6 | ac | 88 | 57 |  | b |
| 3 | e0 | 6 c | 26 | de | 99 | 44 | 8 b | 02 | 33 | ad | f1 | 7 a | b | 18 | c5 | 5 f |
| 4 | b6 | 27 | 60 | a3 | 15 | f2 | 01 | 84 | 5 | df | 4 | c8 | ec | 9 a | 79 | 3d |
| 5 | af | 3 e | 5 | bc | fb | 1a | c9 | 78 | 6 | e6 | 95 | 04 | d3 | 42 |  | 20 |
| 6 | 7 b | 94 | 11 | 8 a | 6 f | 5c | d0 | a7 | f8 | 05 | 36 | ee | c2 | 23 |  | 9 |
| 7 | 43 | 8 d | 0 e | 96 | d2 | e5 | 68 | 29 | c0 | 1c | ba | 51 | ff | ab | 34 | 77 |
| 8 | 58 | d5 | aa | 61 | 87 | 7d | 93 | 1f | b |  | C | 46 | 39 | 00 |  | e2 |
| 9 | 85 | 48 | f9 | 72 | 56 | 63 | ed | be | 14 | cb | 2 f | d7 | 0 | 3c |  | 91 |
| a | 9c | 70 | c7 | 4f | ea | db | 54 | 31 | 0d | f3 | a2 | 69 | 16 | b5 |  | 8 e |
| b | 64 | eb | b2 | 59 | 7 e | 80 | 4c | f6 | a5 | 38 | 07 | 9 f | 2 | cd |  |  |
| C | 3 a | a9 | d8 | 2b | Oc | cf | 1 e | 9 d | e1 | 62 | 73 | f0 | 55 | 86 | 47 | b4 |
| d | 22 | b1 | e4 | 35 | c3 | 06 | f 7 | 40 | d9 | 5 a | 8 c | 1 d | 6 b | 7f |  | a8 |
| e | c1 | 12 | 9b | 08 | 2d | 37 | a6 | dc | 4 a | 89 | 50 | b3 | 74 | 6 e |  | f5 |
| f | fe | Of | 83 | 10 | a4 | b9 | 2 a | 65 | 76 | 97 | e8 | 3 b | 4d | d1 |  | cc |

$$
\begin{gathered}
P_{5}\left\{\begin{array}{l}
T_{12,3}=T_{10,1} \\
T_{12,2}=T_{10,0} \\
T_{12,1}=T_{10,2} \\
T_{12,0}=T_{10,3}
\end{array}\right. \\
\xrightarrow[\rightarrow]{S_{1}}\left\{\begin{array}{l}
T_{13,3}=T_{12,0} \oplus\left(T_{12,2} \cdot T_{12,3}\right)^{\prime} \\
T_{13,2}=T_{12,1} \odot\left(T_{13,3}+T_{12,2}\right)^{\prime} \\
T_{13,1}=T_{12,2} \oplus\left(T_{13,2}+T_{12,3}\right)^{\prime} \\
T_{13,0}=T_{12,3} \oplus\left(T_{13,2} \cdot T_{13,3}\right)^{\prime}
\end{array}\right. \\
\xrightarrow{\text { Add }}\left\{\begin{array}{l}
S_{7}=T_{11,0} \oplus T_{13,3} \\
S_{4}=T_{11,2} \oplus T_{13,2} \\
S o_{5}=T_{11,1} \oplus T_{13,1} \\
S o_{6}=T_{11,3} \oplus T_{13,0} .
\end{array}\right.
\end{gathered}
$$

The input, output and intermediate variables are denoted by $S_{i 0}$ to $S_{i 7}, S_{o 0}$ to $S_{o 7}$ and $T_{d 1, d 2}$, where $1 \leq d 1 \leq 13,0 \leq d 2 \leq 3$, respectively. As seen in Figure 4, the proposed S-box is constructed using only logic gates with a low-cost structure. The critical path delay of S -box in the proposed structure is reduced to $T_{S 1}+T_{S 2}+5 T_{X}+T_{X N}+2 T_{N O}+3 T_{N}$, where $T_{S 1}$, $T_{S 2}, T_{X}, T_{X N}, T_{N O}$ and $T_{N}$ are time delay of the 4-bit S-box $S_{1}, 4$-bit S-box $S_{2}, 2$-input XOR gate, 2 input XNOR gate, 2 -input NOR gate, and Not gate, respectively. The action of the proposed 8 -bit S-box $S B_{2}$ in hexadecimal notation is given by Table 5.

## 5 Results and Comparison

In this section, we compare the proposed structures of S-boxes with other works. The comparison is performed based on ASIC hardware implementation and security analysis. The ASIC results in the proposed structures are achieved by using the Synopsys Design Compiler tool based on the library of standard cells with 180 nm CMOS technology. The area is measured in gate equivalents (GE). The performance and results of the designs are evaluated in terms of critical path delay (CPD) or delay, area, and area×delay. Criteria and security analysis results for 8-bit S-boxes are shown in Table 6.

The used S-boxes in the AES and CLEFIA ( $S_{1}$ ) are the best S-boxes with cryptographic properties of $(112,4,32,7)$ for its NL, DU, L, and AD, respectively. These S-boxes are contracted based on finite field inversion over a field $\mathbb{F}_{2^{8}}$. The quantified SAC for proposed S-boxes $S B_{1}$ and $S B_{2}$ are equal to 0.5234 and 0.5097 , respectively, which are acceptable statistics since they are close to 0.5 . As seen in Table 6, the security analysis results (cryptographic properties) for the proposed methods are reasonable compared to other works. Differential and linear properties of the proposed 8 -bit S-boxes are equal to 96 and 64 , respectively, which are comparable to those of the other 8-bit S-boxes. The CPD, hardware resources, and $\mathrm{CPD} \times$ Area parameters of the proposed S-boxes are the best results among other S-boxes. There are improvements over previous work, but further work is required to determine whether different structures


Figure 4. The structure of 8-bit S-box $S B_{2}$
Table 5. The values of proposed 8-bit S-box $S B_{2}$

can provide better S-boxes.
Based on Table 6 the performance of the proposed 8 -bit S-boxes is summarized as follows:

- Proposed S-boxes have a reasonable value of nonlinearity compared to other S-boxes in Table 6 .
- The SAC values 0.5234 and 0.5097 for the proposed S-boxes $S B_{1}$ and $S B_{2}$, respectively, are very near to ideal value of SAC (0.5).
- Differential approximation probability (DAP) values of the proposed S-box $S B_{1}$ and $S B_{2}$ are just 0.046875 and 0.0625 , respectively. These small values of DAP reveal the cryptographic strength of our S-boxes.
- Proposed S-boxes have a Linear approximation
probability (LAP) value equal to 0.125 . This small value guarantees that the proposed 8 -bit S-boxes have the potential to confront linear cryptanalysis.
The hardware and timing complexities of the proposed 8-bit S-boxes and other S-boxes are given in Table 7. In this table, the number of consumed logic gates and critical path delay are compared. In [56] and [61] propose the compact and highly efficient field inversion structure over $\mathbb{F}_{2^{8}}$ based on a combination of the non-redundant and redundant finite field. An optimal normal basis and redundant finite field representations (polynomial ring representation and redundantly represented basis) to implement inversion over $\mathbb{F}_{2^{8}}$ using a tower field over $\mathbb{F}_{\left(2^{4}\right)^{2}}$. In [58] two lowcost and fast designs for the AES S-box are presented. The authors also introduced several heuristic and ex-

Table 6. Criteria and security analysis results for 8-bit S-boxes

| Works | NL | DU | L | AD | DAP | LAP | SAC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| [47] AES | 112 | 4 | 32 | 7 | 0.015625 | 0.0625 | 0.5058 |
| [46] CLEFIA $S_{0}$ | 100 | 10 | 56 | 7 | 0.0390625 | 0.109375 | -- |
| [46] CLEFIA $S_{1}$ | 112 | 4 | 32 | 7 | 0.015625 | 0.0625 | - |
| [43] SKINNY | 64 | 64 | 128 | 6 | 0.25 | 0.25 | - |
| [21] MIDORI, $\mathrm{SSb}_{0}-\mathrm{SSb}_{3}$ | 64 | 64 | 128 | 6 | 0.25 | 0.25 | - |
| [48] ICEBERG | 96 | 8 | 64 | 7 | 0.03125 | 0.125 | - |
| [19] Fantomas | 96 | 16 | 64 | 5 | - | - | - |
| [49] Khazad | 96 | 8 | 64 | 7 | 0.03125 | 0.125 | - |
| [19] Robin | 96 | 16 | 64 | 6 | - | - | - |
| [50] Scream V3 | 96 | 8 | 64 | 6 | 0.03125 | 0.125 | - |
| [51] Whirlpool | 100 | 8 | 56 | 7 | 0.03125 | 0.109375 | - |
| [5] | 112 | - | - | - | 0.015625 | 0.0625 | 0.510254 |
| [6] | 112 | 4 | - | - | - | 0.062 | - |
| [7] | 107.5 | 4 | - | - | 0.0390 | 0.1406 | 0.5093 |
| [9] | 108 | 4 | - | - | 0.023 | 0.086 | 0.039 |
| [25] I | 112 | - | - | - | 0.015625 | 0.0625 | 0.503174 |
| [25] II | 112 | - | - | - | 0.015625 | 0.0625 | 0.503174 |
| [25] III | 112 | - | - | - | 0.015625 | 0.0625 | 0.499512 |
| [25] IV | 112 | - | - | - | 0.015625 | 0.0625 | 0.496094 |
| [25] V | 112 | - | - | - | 0.015625 | 0.0625 | 0.503174 |
| [25] VI | 112 | - | - | - | 0.015625 | 0.0625 | 0.503662 |
| [25] VII | 112 | - | - | - | 0.015625 | 0.0625 | 0.502441 |
| [25] VIII | 112 | - | - | - | 0.015625 | 0.0625 | 0.495361 |
| [16] | 106.8 | - | - | - | 0.054 | 0.140 | 0.507 |
| [26] | 100 | - | - | - | 0.0625 | 0.179688 | 0.4812 |
| [27] | 96 | 8 | 64 | 6 | - | - | - |
| [23] | 110.50 | - | - | - | 0.0234 | 0.0860 | 0.5031 |
| [28] | 103 | - | - | - | 0.0390625 | 0.136719 | 0.4961 |
| [29] | 100 | - | - | - | 0.0390625 | 0.140625 | 0.5020 |
| TW, $S B_{1}$ | 96 | 12 | 64 | 6 | 0.046875 | 0.125 | 0.5234 |
| TW, $S B_{2}$ | 96 | 16 | 64 | 6 | 0.0625 | 0.125 | 0.5097 |

TW: This work; NL: Nonlinearity; L: Linearity; DU:
Differential Uniformity; AD: Algebraic Degree; DAP:
Differential Approximation Probability; LAP: Linear Approximation Probability; SAC: Strict Avalanche Criterion
haustive search methods for minimizing the area of the S-box. The number of logic gates in the proposed work is comparable with those in other works.

The SKINNY [43] and MIDORI-64(-128) [21] Sboxes have lower area consumed than that of the proposed works. But the security level of the proposed S-boxes $S B_{1}$ and $S B_{2}$ are higher than that of the SKINNY and MIDORI-64(-128) S-boxes. For example, the cryptographic properties of the proposed S-boxes $S B_{1}, S B_{2}$, the 8 -bit SKINNY S-box, and the 8 -bit MIDORI-64(-128) S-boxes $\left(\mathrm{SSb}_{0}-\mathrm{SSb}_{3}\right)$ are
equal to $(96,12,64,6,0.046875,0.125),(96,12,64$, $6,0.0625,0.125),(64,64,128,6,0.25,0.25)$, and ( 64 , $64,128,6,0.25,0.25$ ), for the terms ( $\mathrm{NL}, \mathrm{DU}, \mathrm{L}, \mathrm{AD}$, DAP, LAP), respectively. One of the most important problems of the Skinny 8 -bit S-box is the low value of the Nonlinearity parameter and the high value of the Linearity parameter. These two numbers for this S-box are 64 and 128 , respectively. However, these two parameters for our S-boxes are 96 and 64, respectively. Therefore, the nonlinearity parameter for the proposed S-boxes is higher than that of the Skinny 8bit S-box. In the case of the linearity parameter, the obtained value for the proposed works is much less.

The hardware implementation results of the proposed and other 8-bit S-boxes are shown in Table 8. The table shows that the proposed S-boxes $S B_{1}$ and $S B_{2}$ have a reasonable implementation cost. These Sboxes can be good candidates for block ciphers with low area consumption and reasonable security.

## 6 Conclusion

The S-box is one of the essential components in many block ciphers. Therefore, the central part of the implementation depends on S-box. Designing an S-box which minimizes the area and timing characteristic is crucial for obtaining optimal results. Cryptographic devices are constrained in terms of execution time and computational resources. This paper presents four area-optimized S-boxes, including two 4 -bit S-boxes ( $S_{1}$ and $S_{2}$ ) and two 8-bit S-boxes ( $S B_{1}$ and $S B_{2}$ ), which are suitable for the development of lightweight block ciphers. The proposed structures of 4 -bit Sboxes are constructed based on only eight logic gates. The 8-bit $S B_{1}$ and $S B_{2}$ S-boxes are constructed based on 4 -bit S-boxes $S_{1}$ and $S_{2}$, multiplication by constant 0x2 in the finite field $\mathbb{F}_{2^{4}}$, field additions, and permutation blocks. The cryptographic strength of the proposed S-boxes is analyzed by studying the standard properties of an S-box. The implementation results of the proposed architectures in 180 nm CMOS technology are achieved. The results show that the proposed structures have reasonable hardware resources, timing characteristics, and security properties compared to the other works.

## Acknowledgment

The author would like to thank the reviewers for their comments.

## References

[1] Hatzivasilis, G., Fysarakis, K., Papaefstathiou, I. and Manifavas, C., A review of lightweight block ciphers, Journal of Cryptographic Engineering, Vol. 11, Iss. 3, 2018, pp. 141-184.

Table 7. Hardware results of the proposed 8-bit S-boxes and other works

| XOR/ AND/ NAND/ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Works | XNOR | OR | NOR | MUX | CPD |
| [62] | 91 | - | 36 | - | - |
| [52] | 117 | 35 | - | - | $20 T_{X}+3 T_{A}$ |
| [53] | 123 | 36 | - | - | $23 T_{X}+4 T_{A}$ |
| [54] | 83 | 32 | - | - | $21 T_{X}+T_{N X}+4 T_{A}$ |
| [55] | 154 | 36 | - | - | $21 T_{X}+T_{N}+4 T_{A}$ |
| [56], F | 93 | 55 | - | - | $11 T_{X}+3 T_{A}$ |
| [56], C | 87 | 54 | - | - | $11 T_{X}+3 T_{A}+T_{O}$ |
| [57] | 216 | 141 | - | - | $11 T_{X}+3 T_{A}+T_{O}$ |
| [58], F | 79 | - | 41 | - | $11 T_{X}+4 T_{N A}+T_{N O}+T_{N}$ |
| [58], C | 69 | 41 | - | - | $16 T_{X}+4 T_{N A}+T_{N}$ |
| [59] | 130 | 35 | - | - | $24 T_{X}+4 T_{A}+T_{N}$ |
| [60], F | 78 | 4 | 42 | 6 | $7 T_{X}+T_{A}+1 T_{X N}+2 T_{N O}+T_{M}$ |
| [60], TO | 69 | - | 32 | 10 | $8 T_{X}+2 T_{X N}+T_{N A}+2 T_{N O}+T_{M}$ |
| [60], C | 64 | 4 | 23 | 6 | $18 T_{X}+2 T_{X N}+T_{N A}+2 T_{N O}+T_{M}$ |
| [43] SKINNY | 8 | - | 8 | - | $4 T_{X}+4 T_{N O}$ |
| [21] MIDORI, $\mathrm{SSb}_{0}-\mathrm{SSb}_{3}$ | 4 | 4 | 28 | - | $T_{X}+2 T_{N O}$ |
| TW $S B_{1}$ | 26 | - | 16 | - | $5 T_{X}+3 T_{X N}+2 T_{N A}+4 T_{N O}$ |
| TW $S B_{2}$ | 25 | - | 12 | - | $8 T_{X}+4 T_{X N}+2 T_{N A}+6 T_{N O}+3 T_{N}$ |

TW: This work; TO: Trade-off; C: Compact; F: Fast; $T_{A}, T_{N A}, T_{X}, T_{X N}, T_{O}, T_{N O}, T_{N}, T_{M}$ denote the time delay of a 2-input AND gate, 2 -input NAND gate, 2 -input XOR gate, 2 -input XNOR gate, 2 -input OR gate, 2 -input NOR gate, NOT gate, and 2 -to- 1 multiplexer, respectively
[2] J. Mohd, B., Hayajneh, T. and V. Vasilakos, A., A survey on lightweight block ciphers for lowresource devices: Comparative study and open issues, J Cryptogr Eng, Vol. 58, 2015, pp. 73-93.
[3] Rashidi, B., High-throughput and Flexible ASIC Implementations of SIMON and SPECK Lightweight Block Ciphers, International Journal of Circuit Theory and Applications, Vol. 47, Iss. 8, 2019, pp. 1254-1268.
[4] Rashidi, B., Low-cost and Two-cycle Hardware Structures of PRINCE Lightweight Block Cipher, International Journal of Circuit Theory and Applications,, Vol. 48, Iss. 8, 2020, pp. 1227-1243.
[5] Farwa, S., Shah, T., and Idrees, L., A highly nonlinear S-box based on a fractional linear transformation, Springer Plus, Vol. 5, No. 1, 2016, pp. 1-12.
[6] Razaq, A., Al-Olayan, H.A., Ullah, A., Riaz, A., and Waheed, A., A Novel Technique for the Construction of Safe Substitution Boxes Based on Cyclic and Symmetric Groups, Security and Communication Networks, Vol. 2018, 2018, pp. 1-10.
[7] Tian, Y., and Lu, Z., Chaotic S-Box: Intertwining Logistic Map and Bacterial Foraging Optimization, Mathematical Problems in Engineering, Vol. 2017, 2017, pp. 1-12.
[8] Khan M.F., Ahmed A., Saleem K., A Novel Cryp-
tographic Substitution Box Design Using Gaussian Distribution, IEEE Access, Vol. 7, 2019, pp. 15999-16007.
[9] Shuai, L., Wang, L., Miao, L., and Zhou, X., SBoxes Construction Based on the Cayley Graph of the Symmetric Group for UASNs, IEEE Access , Vol. 7, 2019, pp. 38826-38832.
[10] Asif Khan, M., Ali, A., Jeoti, V., and Manzoor, S., A Chaos-Based Substitution Box (S-Box) Design with Improved Differential Approximation Probability (DP), Iranian Journal of Science and Technology, Transactions of Electrical Engineering, Vol. 42, Iss. 2, 2018, pp. 219-238.
[11] Isa, H., Jamil, N., and Reza Zaba, M., Construction of Cryptographically Strong S-Boxes Inspired by Bee Waggle Dance, New Generation Computing, Vol. 34, Iss. 3, 2016, pp. 221-238.
[12] Rafiq, A., and Khan, M., Construction of new S-boxes based on triangle groups and its applications in copyright protection, Multimedia Tools and Applications, Vol. 78, 2019, pp. 15527-15544.
[13] Muhammad Ali, K., and Khan, M., A new construction of confusion component of block ciphers, Multimedia Tools and Applications, Vol. 78, 2019, pp. 32585-32604.
[14] Dey, S., and Ghosh, R., A smart review and two new techniques using 4-bit Boolean functions

Table 8. Implementation results of the proposed 8-bit S-boxes and other works

| Works | Technology | Area(GE) | CPD(ns) | Area $\times$ Time |
| :---: | :---: | :---: | :---: | :---: |
| [47] AES | 180 nm | 236 | 5.69 | 1342.84 |
| [42] CLEFIA $S_{0}$ | 180 nm | 209 | 0.964 | 201.476 |
| [42] CLEFIA $S_{1}$ | 180 nm | 291 | 2.59 | 753.69 |
| [49] Khazad | 180 nm | 154 | 2.48 | 381.92 |
| [19] Fantomas | 180 nm | 130 | 2.43 | 315.9 |
| [19] Robin | 180 nm | 79 | 2.37 | 187.23 |
| [50] Scream V3 | 180 nm | 87 | 2.38 | 207.06 |
| [51] Whirlpool | 180 nm | 146 | 2.37 | 346.02 |
| [48] ICEBERG | 180 nm | 151 | 2.39 | 360.89 |
| [61] | 65 nm | 332 | 3.17 | 1052.44 |
| [62] | 130 nm | 234 | - | - |
| [63], Canright | 250 nm | 400 | 5 | 2000 |
| [63], Satoh | 250 nm | 438 | 5.93 | 2597.34 |
| [63], Wolkers-torfer | 250 nm | 412 | 5.94 | 2447.28 |
| [63], Hw-lut | 250 nm | 1302 | 5.88 | 7655.76 |
| [63], Sub16-lut | 250 nm | 1957 | 4.46 | 8728.22 |
| [63], Hybrid-lut | 250 nm | 799 | 5.83 | 4658.17 |
| [63], Bertoni | 250 nm | 1399 | 3.31 | 4630.69 |
| [63], Bertoni-2stg | 250 nm | 1421 | 3.26 | 4632.46 |
| [56], Fast | 65 nm | 262 | 2.78 | 728.36 |
| [56], Compact | 65 nm | 249 | 3.04 | 756.96 |
| [58], Fast | 65 nm | 208 | 0.78 | 162.24 |
| [58], Compact | 65 nm | 188 | 1.198 | 225.224 |
| [53] | 180 nm | 272 | 10 | 2720 |
| TW $S B_{1}$ | 180nm | 83 | 1.362 | 113.046 |
| TW $S B_{2}$ | 180 nm | 82 | 1.904 | 156.128 |

TW: This work
for cryptanalysis of 4-bit crypto S-boxes, International Journal of Computers and Applications, Vol. 2018, 2018, pp. 1-19.
[15] Ahmad, M., Doja, M.N., and Sufyan Beg, M.M., ABC Optimization Based Construction of Strong Substitution-Boxes, Wireless Personal Communications, Vol. 101, Iss. 3, 2018, pp. 1715-1729.
[16] Zahid, A.H., Arshad, M.J., An Innovative Design of Substitution-Boxes Using Cubic Polynomial Mapping, Symmetry, Vol. 11, Iss. 3, 2019, pp. 110.
[17] Zahid, A.H., Arshad, M.J., Construction of Lightweight S-Boxes Using Feistel and MISTY Structures, in Proc. 22nd International Conference on Selected Areas in Cryptography, Sackville, NB, Canada, LNCS, Vol. 9566, 2015, pp. 373-393.
[18] Ullrich, M., De Canniere, C., Indesteege, S., Kucuk, O., Mouha, N., Preneel, B., Finding Optimal Bitsliced Implementations of $4^{*} 4$-Bit S-boxes,
in Proc. Symmetric Key Encryption Workshop, Copenhagen, DK, 2011, pp. 1-20.
[19] Grosso, G., Leurent, G., Standaert, F.X., and Varici, K., LS-Designs: Bitslice Encryption for Efficient Masked Software Implementations, in Proc. 21st International Workshop on Fast Software Encryption, London, UK, LNCS, Vol. 8540, 2014, pp. 18-37.
[20] Daemen, J., Peeters, M., Assche, G.V., Rijmen, V., Nessie proposal: NOEKEON, 2000, Available at http://gro.noekeon.org/Noekeon-spec.pdf
[21] Banik, S., Bogdanov, A., Isobe, T., Shibutani, K., Hiwatari, H., Akishita, T., and Regazzoni, F., Midori: A Block Cipher for Low Energy, in Proc. International Conference on the Theory and Application of Cryptology and Information Security (ASIACRYPT), Auckland, New Zealand, Vol. 9453, 2015, pp. 411-436.
[22] Bao, Z., Guo, J., Ling, S., and Sasaki, Y., Peigena Platform for Evaluation, Implementation, and Generation of S-boxes, IACR Transactions on Symmetric Cryptology, Vol. 2019, No. 1, 2019, pp. 330-394.
[23] Shahzad, I., Mushtaq, Q., and Razaq, A., Construction of New S-Box Using Action of Quotient of the Modular Group for Multimedia Security, Security and Communication Networks, Vol. 2019, 2019, pp. 1-10.
[24] Lambic, D., S-box design method based on improved onedimensional discrete chaotic map, Journal of Information and Telecommunication, Vol. 2, Iss. 2, 2018, pp. 181-191.
[25] Muhammad Ali, K. and Khan, M., A new construction of confusion component of block ciphers, Multimedia Tools and Applications, Vol. 78, 2019, pp. 32585-32604.
[26] Khan, M., Shah T., Batool S.I., Construction of S-box based on chaotic Boolean functions and its application in image encryption, Neural Comput G3 Applic, Vol. 27, Iss. 3, 2016, pp. 677-685.
[27] Gerard, B., Grosso, V., Naya-Plasencia, M., Standaert, F.X., Block ciphers that are easier to mask: how far can we go?, in Proc. $15^{\text {th }}$ International Workshop on Cryptographic Hardware and Embedded Systems-CHES, Santa Barbara, CA, USA, LNCS, Vol. 8086, 2013, pp. 383-399.
[28] Gondal, M.A., Raheem, A., Hussain, I., A scheme for obtaining secure S-boxes based on chaotic Baker's map, 3D Research, Vol. 5, No. 3, 2014, pp. 1-8.
[29] Anees, A., Ahmed, Z., A technique for designing substitution box based on van der pol oscillator, Wirel Pers Commun, Vol. 82, No. 3, 2015, pp. 1497-1503.
[30] Stein, W., Joyner, D., SAGE: System for Algebra and Geometry Experimentation, Available at
http://www.sagemath.org.
[31] Belazi, A., Khan, M., Abd El-Latif, A. A., and Belghith, S., Efficient cryptosystem approaches: Sboxes and permutation-substitution-based encryption, Nonlinear Dynamics, Vol. 87, 2016, pp. 337-361.
[32] Rashidi, B., Compact and Efficient structure of 8-bit S-box for lightweight cryptography, Integration, the VLSI Journal, Vol. 76, 2021, pp. 172-182.
[33] Matsui, M., Linear Cryptanalysis Method for DES Cipher, in Proc. EUROCRYPT: Workshop on the Theory and Application of of Cryptographic Techniques, Lofthus, Norway, Vol. 765, 1994, pp. 386-397.
[34] Carlet, C., Ding, C., Nonlinearities of S-boxes, Finite Fields and Their Applications, Vol. 13, 2007, pp. 121-135.
[35] Chabaud, F., Vaudenay, S., Links Between Differential and Linear Cryptanalysis, in Proc. EUROCRYPT: Workshop on the Theory and Application of of Cryptographic Techniques, New York, USA, LNCS, Vol. 950, 1995, pp. 356-365.
[36] Boss, E., Grosso, V., Güneysu, T., Leander, G., Moradi, A., Schneider, T., Strong 8-bit Sboxes with efficient masking in hardware extended version, J. Cryptogr. Eng., Vol. 7, Iss. 2, 2017, pp. 149-165.
[37] Biham, E. and Shamir, A., Differential Cryptanalysis of DES-like Cryptosystems, Journal of Cryptology, Vol. 4, 1991, pp. 3-72.
[38] Webster, A.F., and Tavares, S.E., On the design of S-boxes, in Proc. Advances in CryptologyCRYPTO, Berlin, LNCS, Vol. 218, 1986, pp. 523534.
[39] Knudsen, L.R., Truncated and Higher Order Differentials, in Proc. International Workshop on Fast Software Encryption, Leuven, Belgium, LNCS, Vol. 1008, 1995, pp. 196-211.
[40] Carlet, C., On Known and New Differentially Uniform Functions, in Proc. Australasian Conference on Information Security and Privacy, Melbourne, Australia, LNCS, Vol. 6812, 2011, pp. 115.
[41] Jakimoski, G., and Kocarev, L.C., Chaos and cryptography: block encryption ciphers based on chaotic maps, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, Vol. 48, No. 2, 2001, pp. 163-169.
[42] Rashidi, B., Efficient and Flexible Hardware Structures of the 128-bit CLEFIA Block Cipher, IET Computers $\varepsilon^{8}$ Digital Techniques, Vol. 14, Iss. 2., 2020, pp. 69-79.
[43] Beierle, C., Jean, J., Kolbl, S., Leander, G., Moradi, A., Peyrin, T., Sasaki, Y., Sasdrich, P., Sim, S.M., The SKINNY family of block ciphers and its low-latency variant MANTIS, in Proc.

36th Advances in Cryptology-CRYPTO, Santa Barbara, CA, USA, LNCS, Vol. 9815, 2016, pp. 123-153.
[44] Shibutani, K., Isobe, T., Hiwatari, H., Mitsuda, A., Akishita, T., Shirai, T., Piccolo: An UltraLightweight Block cipher, in Proc. CHES: International Workshop on Cryptographic Hardware and Embedded Systems, Nara, Japan, LNCS, Vol. 6917, 2011, pp. 342-357.
[45] Rashidi, B., Efficient and high-throughput application-specific integrated circuit implementations of HIGHT and PRESENT block ciphers, IET Circuits, Devices \& Systems, Vol. 13, Iss. 6, 2019, pp. 731-740.
[46] Shirai, T., Shibutani, K., Akishita, T., Moriai, S., and Iwata, T., The 128-Bit Block cipher CLEFIA (Extended Abstract), in Proc. International Workshop on Fast Software Encryption, LNCS, Vol. 4593, Luxembourg, 2007, pp. 181-195.
[47] Daemen, J., Rijmen, V., The Design of Rijndael: AES-The Advanced Encryption Standard, Information Security and Cryptography, Springer, New York, 2002.
[48] Standaert, F., Piret, G., Rouvroy, G., Quisquater, J., Legat, J., ICEBERG : An Involutional Cipher Efficient for Block Encryption in Reconfigurable Hardware, in Proc. $11^{\text {th }}$ International Workshop on Fast Software Encryption, Delhi, India, LNCS, Vol. 3017, 2004, pp. 279-298.
[49] Barreto, P., Rijmen, V., The Khazad legacylevel block cipher, in Proc. First open NESSIE Workshop, Leuven, Belgium, 2000, pp. 1-15.
[50] Grosso, V., Leurent, G., Standaert, F., Varici, K., Journault, A., Durvaux, F., Gaspar, L., Kerckhof, S., SCREAM Side-Channel Resistant Authenticated Encryption with Maskingver 3 , submission to $C A E S A R$ competition of authenticated ciphers, https:// competitions.cr.yp.to/round2/screamv3.pdf, 2015.
[51] Rijmen, V., Barreto, P., The WHIRLPOOL hash function, Submitted to NESSIE, http://www.larc.usp.br/ pbarreto/WhirlpoolPage.html, 2001.
[52] Jakimoski, G., and Kocarev, L.C., Composite field $G F\left(\left(\left(2^{2}\right)^{2}\right)^{2}\right)$ Advanced Encryption Standard (AES) S-box with algebraic normal form representation in the subfield inversion, IET Circuits, Devices $\begin{gathered} \\ \text { Systems, Vol. 5, Iss. 6, 2011, pp. }\end{gathered}$ 471-476.
[53] Mentens, N., Batina, L., Preneel, B., and Verbauwhede, I., A Systematic Evaluation of Compact Hardware Implementations for the Rijndael S-Box, in Proc. The Cryptographers' Track at the RSA Conference, San Francisco, CA, USA, LNCS, Vol. 3376, 2005, pp. 323-333.
[54] Boyar, J., Peralta, R., A New Combinational

Logic Minimization Technique with Applications to Cryptology, in Proc. $9^{\text {th }}$ International Symposium SEA: International Symposium on Experimental Algorithms, Ischia Island, Naples, Italy, LNCS, Vol. 6049, 2010, pp. 178-189.
[55] Zhang, X., G., and Parhi, K.K., High-Speed VLSI Architectures for the AES Algorithm, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 12, Iss. 9, 2004, pp. 957-967.
[56] Ueno, R., Homma, N., Nogami, Y., and Aoki, T., Highly Efficient $G F\left(2^{8}\right)$ inversion circuit based on hybrid GF representations, Journal of Cryptographic Engineering, Vol. 9, 2019, pp. 101-113.
[57] Monteiro, C., Takahashi, Y., Sekine, T., Lowpower secure S-box circuit using charge-sharing symmetric adiabatic logic for advanced encryption standard hardware design, IET Circuits, Devices छ Systems, Vol. 9, Iss. 5, 2015, pp. 362-369.
[58] Reyhani-Masoleh, A., Taha, M., Ashmawy, D., Smashing the Implementation Records of AES Sbox, IACR Transactions on Cryptographic Hardware and Embedded Systems, Vol. 2018, No. 2, 2018, pp. 298-336.
[59] Rashidi, B., and Rashidi, B., Implementation of An Optimized and Pipelined Combinational Logic Rijndael S-Box on FPGA, I. J. Computer Network and Information Security, Vol. 2013, 2013, pp. 4148.
[60] Maximov, A., and Ekdahl, P., New Circuit Minimization Techniques for Smaller and Faster AES SBoxes, IACR Transactions on Cryptographic Hardware and Embedded Systems, Vol. 2019, No. 4, 2019, pp. 91-125.
[61] Ueno, R., Homma, N., Nogami, Y., and Aoki, T., Highly Efficient $G F\left(2^{8}\right)$ Inversion Circuit Based on Redundant GF Arithmetic and Its Application to AES Design, in Proc. $17^{\text {th }}$ International Workshop on Cryptographic Hardware and Embedded Systems-CHES, Saint-Malo, France, LNCS Vol. 9293, 2015, pp. 63-80.
[62] Canright, D., A Very Compact S-Box for AES, in Proc. $7^{\text {th }}$ International Workshop on Cryptographic Hardware and Embedded Systems-CHES, Edinburgh, UK, LNCS Vol. 3659, 2005, pp. 441455.
[63] Tillich, S., Feldhofer, M., Popp, T., and Grobschadl, J., Area, Delay, and Power Characteristics of Standard-Cell Implementations of the AES SBox, J Sign Process Syst, Vol. 50, 2008, pp. 251261.


Bahram Rashidi was born in Boroujerd, Iran, in 1986. He received his B.Sc. degree in electrical engineering from Lorestan University, Iran, in 2009, and he received his M.S. degree from Tabriz University, Iran, in 2011. Also, he obtained his Ph.D. from Isfahan University of Technology (IUT) in 2016, where he is currently an assistant professor in the department of electrical engineering at Ayatollah Boroujerdi University. His research interests include hardware implementation for the Arithmetic of finite fields, Cryptographic hardware, Internet of things (IoT), Block ciphers, and VLSI circuits for Elliptic curve cryptosystems.


[^0]:    * Corresponding author.

    Email address: b.rashidi@abru.ac.ir ISSN: 2008-2045 © 2020 ISC. All rights reserved.

